



**Europäisches Patentamt
European Patent Office
Office européen des brevets**



⑪ Publication number:

0 684 537 A1

12

EUROPEAN PATENT APPLICATION

② Application number: 94410039.5

51 Int. Cl.⁶: G05F 3/26, G05F 3/28

㉚ Date of filing: 27.05.94

(43) Date of publication of application:
29.11.95 Bulletin 95/48

⑧ Designated Contracting States:
**AT BE CH DE DK ES FR GB GR IE IT LI LU MC
NL PT SE**

(71) Applicant: SGS-THOMSON
MICROELECTRONICS PTE LTD.
28 Ang Mo Kio Industrial Park 2
Singapore 2056 (SG)

(72) Inventor: **Loh, Gee Heng**
66C, Florence Road
Singapore 1954 (SG)
Inventor: **Santi, Mario**
36A, Taman Nakhoda Villa Delle Rose
Singapore 1025 (SG)

74 Representative: de Beaumont, Michel
1bis, rue Champollion
F-38000 Grenoble (FR)

54 A multiple output current mirror.

57 The present invention relates to a multiple output current mirror comprising at least three mirror-connected PNP transistors (T1, T2, T3) whose bases are connected to a first node (A), at least three cascode-connected transistors (T4, T5, T6), each cascode transistor being associated to one mirror transistor, a current input (lin) corresponding to the collector of the first cascode transistor (T4), and mirror outputs (lo1, lo2) corresponding to the collectors of the two other cascode transistors (T5, T6). This mirror further comprises means for detecting the base current (lb1, lb2, lb3) of each mirror transistor (T1, T2, T3) and for reproducing this base current on the collector of the cascode transistor to which each mirror transistor is associated.




Fig 6

EP 0 684 537 A1

The present invention relates to a multiple output current mirror. Such current mirrors are commonly used in monolithic integrated circuits, for example as an active load, a current source, or a current polarity inverter.

A current mirror reproduces an input current on at least one output. In this purpose, a current mirror uses bipolar transistors, for example PNP, having a common emitter and whose bases are connected to each other and to the collector of the transistor providing the input current. One basically considers that the emitter-base voltages V_{be} of identical transistors formed on the same chip are identical. Two transistors having the same emitter surface will have substantially identical saturation currents. Thereby, as the transistors are connected with a common emitter and have interconnected bases, the collector currents will also be identical.

A current mirror can be characterized by various operating parameters:

- the mirror ratio which corresponds to the ratio between the reproduced current on one output and the input current;
- the output impedance;
- the frequency stability;
- the sensitivity to the gain variations of the constituting transistors; and
- the current operating range for a constant mirror ratio.

For a multiple output current mirror, two additional parameters are to be taken into account, that is:

- the output matching ratio which corresponds to the ratio between the currents reproduced on two outputs of the mirror; and
- the effect of the number of outputs on the mirror ratio.

The invention more particularly relates to an integrated current mirror applied to a charge pump circuit or to a current controlled oscillator circuit. In such a circuit, the electrical features of the current mirror are critical.

Figure 1 shows a basic current mirror having two outputs and comprising three PNP transistors T1, T2, T3 having a common emitter. The emitters of the three transistors are connected to a supply voltage V_{cc} . The bases of the transistors are connected to a node A connected to the collector of transistor T1. The input current I_{in} to be reproduced on the mirror outputs originates from node A, that is from the collector of transistor T1, and the outputs correspond to the collector currents of transistors T1 and T2.

For a given input current I_{in} , the collector current of transistor T1 is equal to current I_{in} less the three base currents of transistors T1, T2 and T3. Assuming that the three transistors have the same emitter surface, this means that their respective

base currents I_b are identical. So, the collector current I_{c1} of transistor T1 is $I_{c1} = I_{in} - 3I_b$. The emitter current I_{e1} of transistor T1 is $I_{e1} = I_{in} - 2I_b$. As transistors T1, T2, T3 have the same base-emitter voltage V_{be} , they have the same emitter current. Therefore, the emitter currents I_{e2} and I_{e3} of transistors T2, T3 are also equal to $I_{in} - 2I_b$. The collector currents I_{o1} and I_{o2} of transistors T2 and T3 are accordingly equal to $I_{in} - 3I_b$.

The mirror ratio of such a current mirror is accordingly identical for each output. This mirror ratio is equal to $1 - 3/\beta$, where β is the current gain of the transistors, that is I_c/I_b . As this ratio is generally considered in first approximation as equal to 1, it can be considered that the real mirror ratio presents an "error" that is equal to $3/\beta$. In an example where $\beta = 50$, as usual for PNP transistors, this "error" is equal to 6% and the mirror ratio is equal to 0.94.

Such a circuit presents a low output impedance which causes current variations on the outputs when the output voltage varies due to the Early effect. Additionally, as the mirror ratio takes into account the number of base currents I_b on the node A, when the transistor number increases, this ratio decreases. Furthermore, as the gain of a transistor varies with the operating temperature, such a circuit can operate only on a small current range.

Figure 2 shows a current mirror using a cascode configuration for limiting the Early effect and providing a very high output impedance. This circuit also improves the mirror ratio. Each mirror transistor T1, T2 and T3 is associated with a cascode PNP transistor. A first cascode transistor T4 has its emitter connected to the node A while its collector constitutes a second node B. Node B receives the base currents I_b of transistor T4 and of two other PNP transistors T5 and T6. The emitter of transistor T6 is connected to the collector of transistor T5. The output currents I_{o1} and I_{o2} of the circuit correspond to the collector currents of the cascode transistors T5 and T6 while the input current I_{in} originates from the collector of the first cascode transistor T4. The operation of this circuit is similar to the one of figure 1.

For a given input current I_{in} , the collector current I_{c4} of transistor T4 is equal to I_{in} less the three base currents of transistors T4, T5, T6. Supposing that the cascode transistors T4, T5, T6 have the same emitter surface area, those base currents are identical. So, $I_{c4} = I_{in} - 3I_b$. The emitter current I_{e4} of transistor T4 is $I_{e4} = I_{in} - 2I_b$. The current I_{e4} is also equal to the sum of the collector current I_{c1} of transistor T1 and of the three base currents of transistors T1, T2, T3.

Assuming that the emitter surface areas of the mirror transistors T1, T2, T3 are equal to the emitter surface areas of the cascode transistors T4, T5, T6, each base current is equal to I_b . So, $I_{c1} = I_{e4} - 3I_b = I_{in} - 5I_b$. The emitter current I_{e1} of transistor T1 is $I_{e1} = I_{in} - 4I_b$. As transistors T1, T2, T3 have the same emitter-base voltage V_{be} , they have the same emitter current. Therefore, the emitter currents I_{e2} and I_{e3} of transistors T2 and T3 are $I_{e2} = I_{e3} = I_{e1} = I_{in} - 4I_b$. Their collector current I_c corresponds to the emitter current I_e less one base current I_b and is equal to $I_{in} - 5I_b$. Those collector currents I_{c2} and I_{c3} are respectively identical to the emitter currents I_{e5} and I_{e6} of transistors T5 and T6. The output currents I_{o1} and I_{o2} that correspond to the collector currents of transistors T5 and T6 are therefore: $I_{o1} = I_{o2} = I_{in} - 6I_b$.

The limitation of the Early effect is due to the fact that the collector-emitter voltages of the mirror transistors T1, T2, T3 are find at an identical value equal to V_{be} . Therefore, the use of cascode transistors mans the outputs I_{o1} and I_{o2} less sensitive to variations of the supply voltage V_{cc} and of the loads, the outputs having an high impedance. However, as indicated above, in this circuit, the mirror ratio is $1-6/\beta$, that is the "error" is twice higher than in the example of figure 1. The drawback indicated in connection with figure 1 in this respect are therefore increasing.

Figure 3 shows a Wilson-type current mirror. This circuit corresponds to the one of figure 2, but the connecting node A of the bases of transistors T1, T2 and T3 corresponds now to the collector of transistor T2 and not of transistor T1. Therefore, the effect of the base current I_b is compensated on the first output I_{o1} but the mirror ratio remains poor for the other outputs.

For a given input current I_{in} , the collector current I_{c4} of transistor T4 is equal, as before, to this current I_{in} less the three base currents of transistors T4, T5, T6. Those base currents being identical, $I_{c4} = I_{in} - 3I_b$, $I_{e4} = I_{c4} + I_b = I_{in} - 2I_b$, and $I_{e1} = I_{in} - I_b$. As the transistors T1, T2 and T3 have the same base-emitter voltage V_{be} , they have identical emitter currents equal to $I_{in} - I_b$. Their collector current I_c corresponds to their emitter current I_e less their base current I_b and is equal to $I_{in} - 2I_b$. The emitter current I_{e5} of transistor T5 is equal to this collector current plus the three base currents of transistors T1, T2 and T3, that is: $I_{in} + I_b$. Therefore, the collector current of transistor T5 which corresponds to the first output current I_{o1} is equal to I_{in} . However, the collector current of transistor T6 that corresponds to the current of the second output I_{o2} is equal to $I_{in} - 3I_b$.

Accordingly, this circuit provides a good mirror ratio on the first output but a poor mirror ratio on the second one. The matching ratio is equal to 1-

3/ β , which is unsatisfactory.

Figure 4 shows another circuit for reducing the effect of the gain β of the transistors on the mirror ratio while keeping a matching ratio equal to 1. 5 This circuit is similar to the one of figure 3 but the connection node A of the bases of transistors T1, T2 and T3 now corresponds to the emitter of a multi-collector transistor T7. Transistor T7 aims at compensating the collector currents of mirror transistors T1, T2 and T3. The base of transistor T7 is connected to the connection node B of the bases of the cascode transistors T4, T5 and T6. The two collectors of transistor T7 are respectively connected to the collector of transistor T5 and the collector of transistor T6.

As before, for a given input current I_{in} , one obtains $I_{e1} = I_{e2} = I_{e3} = I_{in} - I_b$. The collector currents I_{c5} and I_{c6} of the cascode transistors T5 and T6 are $I_{c5} = I_{c6} = I_{in} - 3I_b$ (The effect of the base current I_{b7} of transistor T7 on the value of the collector current I_{c1} of transistor T1 is neglected; this is due to the fact that this base current is of the second order with respect to I_b , transistor T7 being fed by the three base currents of the mirror transistors T1, T2 and T3). The collectors of transistor T7 have the same surface. Therefore, the emitter current I_{e7} is divided between the collectors. As $I_{e7} = 3I_b$ and as the base current of transistor T7 is neglected, the current on each collector is $1.5I_b$. Therefore, the value of the output currents I_{o1} and I_{o2} is $I_{o1} = I_{o2} = I_{in} - 1.5I_b$.

So, the circuit of figure 4 improves the mirror ratio with respect to the former circuits while the matching ratio remains equal to 1. Another circuit for obtaining a multiple output mirror current wherein the mirror ratio is substantially equal to 1 for all the outputs is shown in figure 5.

It comprises three mirror transistors T1, T2 and T3 and three cascode transistors T4, T5 and T6. It also comprises two transistor pairs T7, T8 and T9, T10 respectively associated with current generators 1 and 2. The transistors T7 and T9 are NPN transistors and their collectors are connected to the supply voltage V_{cc} . Their emitters are connected to a first terminal of a current source, respectively 1 and 2, whose other terminal is grounded. The emitters are also connected to the respective base of the PNP transistors T8 and T10. The collectors of transistors T8 and T10 are grounded. Their respective emitters are connected to the respective base nodes B and A of the cascode transistors T4, T5, T6 and of the mirror transistors T1, T2, T3. The base of transistor T7 is connected to the collector of transistor T4 and the base of transistor T9 is connected to the collector of transistor T2.

With an input I_{in} , the collector current I_{c4} of transistor T4 is equal to I_{in} , neglecting the base current I_{b7} of transistor T7. So, $I_{c1} = I_{in} + I_b$ and

$Ie1 = Ie2 = Ie3 = Iin + 2Ib$. Therefore, the collector currents of transistors T5 and T6, that is the output currents $Io1$ and $Io2$, are equal to Iin .

This result is obtained while neglecting the effect of the base currents $Ib7$ and $Ib9$ on the collector currents $Ic4$ and $Ic2$ of transistors T4 and T2. Accordingly, such a circuit has suitable characteristics when the current Iin is high. However, it has a poor accuracy on a large range of input currents. This is due to the fact that, when the input current gets low, the base currents $Ib7$ and $Ib9$ can no longer be neglected. In this case, those base currents are not, like for transistor T7 of figure 4, second order base currents, but are currents provided by current sources. Such a drawback is particularly significative when Iin is subject to high variations; for an AC current, a deformation of the output currents is caused.

An object of the invention is to provide a multiple output current mirror that has a good mirror ratio, equal to unity and that is stable when the input current varies.

Another object of the invention is to provide such a mirror ratio that is identical for a multiple output current mirror, even if the number of outputs is increased.

To reach these objects and others, the invention provides for a multiple output mirror current comprising at least three mirror-connected PNP transistors whose bases are connected to a first node, at least three cascode-connected transistors, each cascode transistor being associated to one mirror transistor, a current input corresponding to the collector of the first cascode transistor, mirror outputs corresponding to the collectors of the two other cascode transistors, further comprising means for detecting the base current of each mirror transistor and for reproducing this base current on the collector of the cascode transistor to which each mirror transistor is associated.

According to an embodiment of the invention, the base current detecting means comprises a multi-collector transistor, the emitter of this multi-collector transistor being connected to the first node and its base being connected to the base and the collector of the first cascode transistor, the ratio between the surface areas of the collectors of the multi-collector transistor corresponding to the ratio between the surface areas of the emitters of the mirror transistors.

According to an embodiment of the invention, the ratios between the surface areas of the emitters of the mirror transistors are identical to the ratios between the surface areas of the emitters of the cascode transistors with which they are associated.

According to an embodiment of the invention, the base current reproducing means comprises a current generator, one output of which receives a

5 current equivalent to the base current of the first mirror transistor and one output of which draws a current from a second node corresponding to the interconnection of the bases of the cascode transistors providing the output current, the current gain of the current generator being higher than the ratio between the sum of the surface areas of the output mirror transistors and the surface area of the emitter of the input mirror transistor.

10 According to an embodiment of the invention, the current generator comprises two NPN transistors, the bases of which are connected to the collector of a first transistor and the emitters of which are grounded, the collector of the first transistor being connected to a first collector of the multi-collector transistor providing the value of the base current of the first mirror transistor, and the collector of the second transistor being connected to the second node of connection of the bases of the cascode transistors providing the output currents.

15 According to an embodiment of the invention, the multiple output current mirror further comprises means for setting the collector-emitter voltages of the mirror transistors at a same value. Preferentially, said means comprise an NPN transistor whose collector is connected to a voltage supply, whose base is connected to the first node of the bases of the mirror transistors, and whose emitter is connected to the second node of the bases of the output cascode transistors.

20 By reproducing the value of the base currents of the mirror transistors on the collectors of the associated cascode transistors, the compensation of the base currents at the mirror outputs is improved.

25 The reproduciveness of the selected features of two mirrors made on different chips is improved. Indeed, the values of the base currents that are compensated on the cascode transistors effectively originate from the mirror transistor bases. This was not obtained, for example for a circuit of the type shown on figure 5. Accordingly, if the transistor gain varies from one chip to another, the compensation will be made with the value of the base current of each mirror transistor, this value incorporating the transistor gain.

30 The use of a multi-collector transistor associated with a single current generator improves the reproduciveness of the input current on the various outputs without impairing the mirror ratio.

35 The number of transistors used is limited.

40 The architecture of the mirror according to the invention makes it possible to form a multiple output mirror providing different output currents while maintaining all the features of reproduciveness and 45 reliability.

Those objects, features and advantages and others of the invention will be explained in more detail in the following description of preferred embodiments made in connection with the attached drawings wherein:

Figs 1-5, above disclosed, illustrate the state of the art and the problem to be solved;

Fig 6 shows an embodiment of a multiple output current mirror according to the invention; and

Fig 7 is a comparative table of the performance of various current mirrors.

The current mirror shown in figure 6 comprises mirror-connected PNP transistors T1, T2, T3 and cascode-connected PNP transistors T4, T5, T6. The emitters of transistors T1, T2, T3 are connected to the supply voltage Vcc and the respective collectors of transistors T1, T2, T3 are connected to the respective emitters of transistors T4, T5, T6. The bases of transistors T1, T2, T3 are connected to a first node A. The base of the first cascode transistor T4 is connected to its collector. The input lin of the mirror corresponds to the collector of transistor T4. The bases of transistors T5, T6 are connected to a node B. Transistors T1-T6 have the same emitter surface area.

A multi-collector PNP transistor T7 has an emitter connected to node A. The base of transistor T7 is connected to the base of the first cascode transistor T4. The multi-collector transistor T7 has a number of collectors equal to the number of mirror outputs plus 1. Two collectors of transistor T7 are respectively connected to a collector of a cascode transistor, respectively T5 and T6, forming the outputs $lo1$ and $lo2$ of the mirror. The first collector of transistor T7 is connected to an input terminal of a biasing current generator 3. The output terminal of generator 3 is connected to node B. Node B is also connected to the emitter of a NPN transistor T8. The collector of transistor T8 is connected to the supply voltage Vcc while its base is connected to node A.

The biasing current generator 3 comprises two mirror-connected NPN transistors T9 and T10. The collector of transistor T9 is connected to the input terminal of the generator, that is to the first collector of transistor T7. The collector of transistor T10 is connected to the output terminal of the generator, that is to node B. The emitters of transistors T9 and T10 are grounded while their respective bases are connected to the collector of transistor T9.

With an input current lin , the collector current $Ic4$ of transistor T4 is equal to $lin - Ib$, where Ib is the base current $Ib4$ of transistor T4. In this example, the base currents $Ib1$, $Ib2$, $Ib3$, $Ib4$, $Ib5$, $Ib6$ of the mirror and cascode transistors are equal and have the same value Ib . The emitter current $Ie4$ of transistor T4 is equal to the sum, lin , of its collector

current and its base current. So $Ic1 = Ie4 = lin$ and $Ie1 = lin + Ib$.

Due to the interconnection of the bases of the mirror transistors T1, T2, T3, the emitter currents $Ie2$, $Ie3$ of transistors T2 and T3 are also equal to $lin + Ib$. The collector current $Ic2$, $Ic3$ is accordingly equal to lin . The collector current of transistors T5, T6 is equal to $lin - Ib$. The output currents $lo1$ and $lo2$ are therefore equal to the sum of the collector currents $Ic5$, $Ic6$ and of the current of $Ib2$, $Ib3$ of the collectors of transistor T7, respectively. The emitter current $Ie7$ of transistor T7 originating from node A is equal to the sum of three base currents ($3Ib$). Therefore, the current of each collector of transistor T7 is equal to Ib if those three collectors have the same surface area, and $lo1 = lo2 = lin$.

The base currents of transistors T7 and T8 can be neglected with respect to Ib , whatever be Ib , because they are always of the second order (they are two orders of magnitude lower) with respect to this value.

The basic advantage of the invention ($lo1 = lo2 = lin$ whatever be lin) is obtained by the association of the current generator 3 and the multi-collector transistor T7. The current generator 3 provides a biasing current for the transistor T7 by amplifying its input current originating from transistor T4. As this current is proportional to the base currents of the mirror transistors T1, T2, T3, it depends upon the input current value lin .

Indeed, as the value of each collector current of transistor T7 is equal to Ib and as it comprises three collectors, its base current $Ib7$ is $Ib7 = 3Ib/\beta$. β being the current gain of the transistors. Ib being equal to lin/β , the value of the base current $Ib7$ of transistor T7 is therefore equal to $3lin/\beta^2$.

The output current of the current generator 3 is equal to the current of the first collector of transistor T7 multiplied by the current gain of the generator. In the example illustrated, this gain is fixed by the emitter surface area ratio of transistors T9 and T10 and is for example selected equal to 5. Accordingly, the emitter current $Ie8$ of transistor T8 is $Ie8 = 5Ib - 2Ib = 3Ib$. The base current $Ib8 = 2Ib/\beta = 2lin/\beta^2$.

It results from the above that the base currents $Ib7$ and $Ib8$ can always be neglected with respect to Ib , even for low values of the input current lin . Therefore, the current mirror according to the invention operates satisfactorily while the input current varies in a large range. It will be noted that transistor T8 must not be saturated. In this purpose, the current generator 3 has a current gain providing a current higher than $2Ib$. In other words, its gain must be higher than 2, this number corresponding to the number of outputs of the mirror.

Each mirror transistor T1, T2, T3 has the same collector-emitter voltage $Vce = Vbe$. This can be

deduced from the following. The potential of node A is equal to $V_{cc}-V_{be}$, the base potential of transistor T4 is $V_{cc}-2V_{be}$. The emitter potential of transistor T1 is $V_{cc}-V_{be}$. Therefore, $V_{ce1} = V_{be}$. Through transistor T8, the voltage of node B is also equal to $V_{cc}-2V_{be}$. Therefore, the emitter voltage of transistors T2, T3 equals $V_{cc}-V_{be}$ and $V_{ce2} = V_{ce3} = V_{be}$. Accordingly, the presence of transistor T8 fees all the collector-emitter voltages of the mirror transistors T1, T2, T3 to the same value V_{be} .

Therefore, transistor T8 permits the compensation of one base-emitter voltage V_{be} due to the presence of transistor T7. This transistor produces the same biasing voltage on the bases of the cascode transistors T5, T6, this voltage being equal to $V_{cc}-2V_{be}$.

The multi-collector transistor T7 has the function of detecting the base currents of the mirror transistors T1, T2, T3 and provides compensation, at the collectors of output transistors T5, T6, of the base currents consumed in the circuit.

The above principle applies to a current mirror having more than two outputs. In this case, the circuit comprises additional branches similar to the branches T2, T5 and T3, T6 and the number of collectors of transistor T7 is increased as well as the current gain of the current generator 3.

Accordingly, the invention provides a multiple output current mirror which, whatever be the number of outputs, has a mirror ratio and a matching ratio equal to 1. The outputs of this mirror have a very high impedance and those features are maintained whatever be the value of the input current.

Figure 7 is a table illustrating some basic features of the current mirrors disclosed above. This table indicates the mirror ratio ($Io1/I_{in}$ and $Io2/I_{in}$) for each output, the matching ratio ($Io2/Io1$), the presence or the absence of a high output impedance. It also indicates the number of transistors used, the variation of the mirror ratio with the number of outputs, and the variations of the mirror ratio for various input currents. This latter feature has been indicated only for the circuits of figure 5 and figure 6.

As it will be noted from the table, the invention optimizes all the features of a current mirror with a reduced number of transistors.

The invention makes it also possible to make a current mirror with outputs having different values, by using an arrangement similar to the one of figure 6. Only the emitter and collector surface areas of some transistors are changed.

Such a variant of the invention will be disclosed hereunder in connection with figure 6. The multi-collector transistor T7 has collectors having different surface areas that determine the ratios of the base current that have to be added to the collector current $Ic5$ or $Ic6$. These ratios correspond to the

ratios existing between the emitter surface areas of transistors T1, T2, T3 and T4, T5, T6. In this example, it is assumed that transistors T1 and T4 have a unit emitter surface area. Transistors T2 and T5 have an emitter surface area having a ratio m with respect to the emitter surface areas of transistors T1 and T4. Transistors T3 and T6 have an emitter surface area presenting a ratio n with respect to transistors T1 and T4. Assuming that the base currents $Ib1, Ib4$ have the value Ib , the base currents $Ib2, Ib5$ will have the value mIb and the base currents $Ib3, Ib6$ will have the value nIb . Transistor T7 has a first collector surface area equal to 1, a second collector surface area m and a third collector surface area n .

Accordingly, for a given input current I_{in} , the collector current $Ic4$ of transistor T4 is equal to $I_{in}-Ib$. The emitter current $Ie4 = I_{in}$ and the emitter current $Ie1 = I_{in} + Ib$. $Ie2 = m(I_{in} + Ib)$ and $Ie3 = n(I_{in} + Ib)$. $Ic2$ and $Ic3$ are respectively equal to mI_{in} and nI_{in} . Similarly, $Ic5 = m(I_{in}-Ib)$ and $Ic6 = n(I_{in}-Ib)$. The ratio between the surface areas of the collectors of transistor T7 is chosen for corresponding to the ratio of the emitter surface areas of the mirror transistors T1, T2 and T3. So, transistor T7 provides on its collectors respective currents Ib, mIb, nIb . Therefore, $Io1 = mI_{in}$ and $Io2 = nI_{in}$.

As before, the current generator 3 must absorb, through the collector of transistor T10, a current higher than the sum of the base currents $Ib5$ and $Ib6$. That is, the current gain of the current generator 3 must be higher than $m+n$. This gain is determined by the ratio between the emitter surfaces of transistors T9 and T10.

The mirror ratio obtained in this case is m for the first output and n for the second output and the matching ratio between the outputs $Io2$ and $Io1$ is n/m .

It will be apparent to those skilled in the art that the invention can be implemented in various manners. In particular, each of the disclosed components can be substituted by one or a plurality of elements having the same function. For example, the current generator 3 disclosed as comprising two NPN transistors could be made by other means, for example the association of resistors and transistors.

Claims

1. A multiple output current mirror comprising:
 - at least three mirror-connected PNP transistors (T1, T2, T3) whose bases are connected to a first node (A),
 - at least three cascode-connected transistors (T4, T5, T6), each cascode transistor being associated to one mirror transistor,

- a current input (l_{in}) corresponding to the collector of the first cascode transistor (T4),
- mirror outputs (l_{o1} , l_{o2}) corresponding to the collectors of the two other cascode transistors (T5, T6),

characterized in that it further comprises means for detecting the base current (l_{b1} , l_{b2} , l_{b3}) of each mirror transistor (T1, T2, T3) and for reproducing this base current on the collector of the cascode transistor to which each mirror transistor is associated.

2. A multiple output current mirror according to claim 1, characterized in that said base current detecting means comprises a multi-collector transistor (T7), the emitter of this multi-collector transistor being connected to said first node (A) and its base being connected to the base and the collector of the first cascode transistor (T4), the ratio between the surface areas of the collectors of the multi-collector transistor corresponding to the ratio between the surface areas of the emitters of the mirror transistors.

3. A multiple output current mirror according to claim 1 or 2, characterized in that the ratios between the surface areas of the emitters of the mirror transistors (T1, T2, T3) are identical to the ratios between the surface areas of the emitters of the cascode transistors (T4, T5, T6) with which they are associated.

4. A multiple output current mirror according to any of claims 1 to 3, characterized in that said base current reproducing means comprises a current generator (3), one output of which receives a current equivalent to the base current of the first mirror transistor (T1) and one output of which draws a current from a second node (B) corresponding to the interconnection of the bases of the cascode transistors (T5, T6) providing the output current (l_{o1} , l_{o2}), the current gain of said current generator being higher than the ratio between the sum of the surface areas of the output mirror transistors (T2, T3) and the surface area of the emitter of the input mirror transistor (T1).

5. A multiple output current mirror according to claims 3 and 4, characterized in that the current generator (3) comprises two NPN transistors (T9, T10), the bases of which are connected to the collector of a first transistor (T9) and the emitters of which are grounded, the collector of the first transistor (T9) being connected to a first collector of the multicollector transistor (T7) providing the value of the base current of the first mirror transistor (T1), and the collector of the second transistor (T10) being connected to the second node (B) of connection of the bases of the cascode transistors (T5, T6) providing the output currents (l_{o1} , l_{o2}).

6. A multiple output current mirror according to claim 4 or 5, characterized in that it further comprises means for setting the collector-emitter voltages of the mirror transistors (T1, T2, T3) at a same value.

7. A multiple output current mirror according to claim 6, characterized in that said means comprise an NPN transistor (T8) whose collector is connected to a voltage supply (V_{cc}), whose base is connected to the first node (A) of the bases of the mirror transistors (T1, T2, T3), and whose emitter is connected to the second node (B) of the bases of the output cascode transistors (T5, T6).




Fig 1




Fig 2




Fig 3





Fig 4

Fig 5






Fig 6

	Fig 1	Fig 2	Fig 3	Fig 4	Fig 5	Fig 6
Io1/Iin	$1-3/\beta$	$1-6/\beta$	1	$1-1.5/\beta$	1	1
Io2/Iin	$1-3/\beta$	$1-6/\beta$	$1-3/\beta$	$1-1.5/\beta$	1	1
Io2/Io1	1	1	$1-3/\beta$	1	1	1
high output impedance ?	No	Yes	Yes	Yes	Yes	Yes
N° of transistors	3	6	6	7	12	10
Io/Iin depends upon N° of transistors ?	Yes	Yes	Yes	Yes	No	No
Sensitive to Iin ?					Yes	No

Fig 7



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 94 41 0039

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
Y	EP-A-0 596 653 (SGS THOMSON MICROELECTRONICS) 11 May 1994 * page 2, line 1 - page 3, line 21 * * page 6, line 17 - line 31; figure 9 * ---	1-7	G05F3/26 G05F3/28
Y	IMPROVED CURRENT MIRROR FOR LOW BETA TRANSISTORS, VOL. 6B, NR. 32, PAGE(S) 14, XP 000073682 'IMPROVED CURRENT MIRROR FOR LOW BETA TRANSISTORS' * the whole document *	1-7	
A	US-A-4 503 381 (BOWERS DEREK F) 5 March 1985 * column 2, line 35 - column 3, line 4 * * column 3, line 21 - column 4, line 31 * ---	1-7	
A	FR-A-2 255 760 (LABO CENT TELECOMMUNICAT) 18 July 1975 * page 3, line 30 - page 4, line 20; figure 3 *	1-7	
			TECHNICAL FIELDS SEARCHED (Int.Cl.)
			G05F
<p>The present search report has been drawn up for all claims</p>			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	20 October 1994	Schobert, D	
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	